Fast Simulation of Stuck-At and Coupling Memory Faults Using FAUmachine
نویسندگان
چکیده
In this paper we present a method for fast simulation of stuck-at and coupling memory faults using a virtual machine simulating an IBM compatible PC/AT. Four experiments were accomplished to evaluate this approach. Results show that this method is feasible.
منابع مشابه
A generalized ABFT technique using a fault tolerant neural network
In this paper we first show that standard BP algorithm cannot yeild to a uniform information distribution over the neural network architecture. A measure of sensitivity is defined to evaluate fault tolerance of neural network and then we show that the sensitivity of a link is closely related to the amount of information passes through it. Based on this assumption, we prove that the distribu...
متن کاملA Fast and Precise Scan Chain Fault Diagnosis Technique
A diagnosis technique is presented to locate seven types of single faults in scan chains, including stuck-at faults and timing faults. This technique implements the Jump Simulation, a novel parallel simulation technique, to quickly search for the upper and lower bounds of the fault. Regardless of the scan chain length, Jump Simulation packs multiple simulations into one so the simulation time i...
متن کاملTesting for Bounded Faults in RAMs
We study the class of “bounded faults” in random-access memories; these are faults that involve a bounded number of cells. This is a very general class of memory faults that includes, for example, the usual stuck-at, coupling, and pattern-sensitive faults, but also many other types of faults. Some bounded faults are known to require deterministic tests of length proportional to n log2 n, where ...
متن کاملBlack Box Model based Self Healing Solution for Stuck at Faults in Digital Circuits
Received Jun 3, 2016 Revised Jun 12, 2017 Accepted Sep 11, 2017 The paper proposes a design strategy to retain the true nature of the output in the event of occurrence of stuck at faults at the interconnect levels of digital circuits. The procedure endeavours to design a combinational architecture which includes attributes to identify stuck at faults present in the intermediate lines and involv...
متن کاملAssessing SRAM test coverage for sub-micron CMOS technologies
This paper proposes a realistic memory fault probability model which predicts the probabilities of memory fault classes for a given process technology. Physical defects in the memory array are classified into five functional fault classes, which are stuck-at, stuck-open, transition, coupling, and data retention faults. Finally, the memory fault coverages of the known memory test algorithms are ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2005